{"product_id":"mf092800-semi-mf928-test-method-for-edge-contour-of-circular-semiconductor-wafers-and-rigid-disk-substrates","title":"MF092800 - SEMI MF928 - Test Method for Edge Contour of Circular Semiconductor Wafers and Rigid Disk Substrates","description":"\u003cp align=\"justify\" dir=\"ltr\"\u003e\u003cbr\u003e\u003cspan style=\"font-size:11pt\"\u003e\u003cspan style=\"line-height:107%\"\u003e\u003cspan style=\"font-family:Calibri,sans-serif\"\u003e\u003cspan style=\"font-size:10.0pt\"\u003e\u003cspan style=\"line-height:107%\"\u003e\u003cspan style='font-family:\"Arial\",sans-serif'\u003eThe edges of circular wafers of electronic materials are frequently required to be shaped after cutting the wafers from the ingot. Contouring the wafer edge reduces the incidence of chipping and minimizes epitaxial edge crown and photoresist edge bead during subsequent processing of the wafer. Similarly, edges of rigid disk substrates are frequently edge shaped.\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003cbr\u003e\u003cbr\u003e\u003cspan style=\"font-size:11pt\"\u003e\u003cspan style=\"line-height:107%\"\u003e\u003cspan style=\"font-family:Calibri,sans-serif\"\u003e\u003cspan style=\"font-size:10.0pt\"\u003e\u003cspan style=\"line-height:107%\"\u003e\u003cspan style='font-family:\"Arial\",sans-serif'\u003eThis Test Method described here provide means to determine that the wafer edge contour is appropriate to meet template-coordinate based edge profile specifications, such as SEMI M1 or SEMI M9, which are intended to provide wafers avoiding the difficulties enumerated above.\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003cbr\u003e\u003cbr\u003e\u003cspan style=\"font-size:11pt\"\u003e\u003cspan style=\"line-height:107%\"\u003e\u003cspan style=\"font-family:Calibri,sans-serif\"\u003e\u003cspan style=\"font-size:10.0pt\"\u003e\u003cspan style=\"line-height:107%\"\u003e\u003cspan style='font-family:\"Arial\",sans-serif'\u003eThis Test Method provides a means for examining the edge contour of circular wafers of silicon, gallium arsenide, and other electronic materials, and determining fit to limits of contour specified by a template-coordinate based edge profile template that defines a permitted zone through which the contour must pass. Principal application of such a template is intended for, but not limited to, wafers that have been deliberately edge shaped.\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003cbr\u003e\u003cbr\u003e\u003cspan style=\"font-size:11pt\"\u003e\u003cspan style=\"line-height:107%\"\u003e\u003cspan style=\"font-family:Calibri,sans-serif\"\u003e\u003cspan style=\"font-size:10.0pt\"\u003e\u003cspan style=\"line-height:107%\"\u003e\u003cspan style='font-family:\"Arial\",sans-serif'\u003eBecause this Test Method does not provide quantitative output data, required for statistical process control systems, it is generally employed only for wafers of 200 mm diameter or less.\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003cbr\u003e\u003cbr\u003e\u003cspan style=\"font-size:11pt\"\u003e\u003cspan style=\"line-height:107%\"\u003e\u003cspan style=\"font-family:Calibri,sans-serif\"\u003e\u003cspan style=\"font-size:10.0pt\"\u003e\u003cspan style=\"line-height:107%\"\u003e\u003cspan style='font-family:\"Arial\",sans-serif'\u003eTwo test methods are described:\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003cbr\u003e\u003cspan style=\"font-size:11pt\"\u003e\u003cspan style=\"line-height:107%\"\u003e\u003cspan style=\"font-family:Calibri,sans-serif\"\u003e\u003cspan style=\"font-size:10.0pt\"\u003e\u003cspan style=\"line-height:107%\"\u003e\u003cspan style='font-family:\"Arial\",sans-serif'\u003eMethod A is destructive and is limited to inspection of discrete points on the periphery, including flats. The contour of deliberately edge-shaped wafers may not be uniform around the entire periphery, and thus the discrete location(s) may or may not be representative of the entire periphery.\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/p\u003e\u003cul dir=\"ltr\"\u003e\n\u003cli align=\"justify\"\u003e\u003cspan style=\"font-size:11pt\"\u003e\u003cspan style=\"line-height:107%\"\u003e\u003cspan style=\"font-family:Calibri,sans-serif\"\u003e\u003cspan style=\"font-size:10.0pt\"\u003e\u003cspan style=\"line-height:107%\"\u003e\u003cspan style='font-family:\"Arial\",sans-serif'\u003eMethod A is recommended for examining the edge profile of flatted regions of the wafer.\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/li\u003e\n\u003cli align=\"justify\"\u003e\u003cspan style=\"font-size:11pt\"\u003e\u003cspan style=\"line-height:107%\"\u003e\u003cspan style=\"font-family:Calibri,sans-serif\"\u003e\u003cspan style=\"font-size:10.0pt\"\u003e\u003cspan style=\"line-height:107%\"\u003e\u003cspan style='font-family:\"Arial\",sans-serif'\u003eMethod A is best suited for referee purposes.\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/li\u003e\n\u003c\/ul\u003e\u003cp align=\"justify\" dir=\"ltr\"\u003e\u003cbr\u003e\u003cspan style=\"font-size:11pt\"\u003e\u003cspan style=\"line-height:107%\"\u003e\u003cspan style=\"font-family:Calibri,sans-serif\"\u003e\u003cspan style=\"font-size:10.0pt\"\u003e\u003cspan style=\"line-height:107%\"\u003e\u003cspan style='font-family:\"Arial\",sans-serif'\u003eMethod B is nondestructive and suitable for inspection of all points on the wafer periphery except flats or notches.\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/p\u003e\u003cul dir=\"ltr\"\u003e\n\u003cli align=\"justify\"\u003e\u003cspan style=\"font-size:11pt\"\u003e\u003cspan style=\"line-height:107%\"\u003e\u003cspan style=\"font-family:Calibri,sans-serif\"\u003e\u003cspan style=\"font-size:10.0pt\"\u003e\u003cspan style=\"line-height:107%\"\u003e\u003cspan style='font-family:\"Arial\",sans-serif'\u003eMethod B is appropriate for routine process monitoring such as alignment of wafer edge grinders, routine quality control and incoming\/outgoing inspection purposes. In view of the uncertainty of precisely locating the intersection of the contour and the wafer surface when carrying out Method B, use of this method for commercial transactions is not recommended unless the parties to the test establish the degree of correlation that can be obtained.\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/li\u003e\n\u003cli align=\"justify\"\u003e\u003cspan style=\"font-size:11pt\"\u003e\u003cspan style=\"line-height:107%\"\u003e\u003cspan style=\"font-family:Calibri,sans-serif\"\u003e\u003cspan style=\"font-size:10.0pt\"\u003e\u003cspan style=\"line-height:107%\"\u003e\u003cspan style='font-family:\"Arial\",sans-serif'\u003eMethod B may also be applied to the examination of the edge contour of the outer periphery of substrates for rigid disks used for magnetic storage of data; metallic rigid disk substrates cannot conveniently be cleaved.\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/li\u003e\n\u003c\/ul\u003e\u003cp align=\"justify\" dir=\"ltr\"\u003e\u003cbr\u003e\u003cspan style=\"font-size:11pt\"\u003e\u003cspan style=\"line-height:107%\"\u003e\u003cspan style=\"font-family:Calibri,sans-serif\"\u003e\u003cspan style=\"font-size:10.0pt\"\u003e\u003cspan style=\"line-height:107%\"\u003e\u003cspan style='font-family:\"Arial\",sans-serif'\u003e\u003cb\u003eReferenced SEMI Standards\u003c\/b\u003e (purchase separately)\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003cbr\u003e\u003cspan style=\"font-size:11pt\"\u003e\u003cspan style=\"line-height:107%\"\u003e\u003cspan style=\"font-family:Calibri,sans-serif\"\u003e\u003cspan style=\"font-size:10.0pt\"\u003e\u003cspan style=\"line-height:107%\"\u003e\u003cspan style='font-family:\"Arial\",sans-serif'\u003eSEMI M1 — Specification for Polished Single Crystal Silicon Wafers\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003cbr\u003e\u003cspan style=\"font-size:11pt\"\u003e\u003cspan style=\"line-height:107%\"\u003e\u003cspan style=\"font-family:Calibri,sans-serif\"\u003e\u003cspan style=\"font-size:10.0pt\"\u003e\u003cspan style=\"line-height:107%\"\u003e\u003cspan style='font-family:\"Arial\",sans-serif'\u003eSEMI M9 — Specification for Polished Monocrystalline Gallium Arsenide Wafers\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003cbr\u003e\u003cbr\u003e\u003cb\u003e\u003cspan style=\"font-size:11pt\"\u003e\u003cspan style=\"line-height:107%\"\u003e\u003cspan style=\"font-family:Calibri,sans-serif\"\u003e\u003cspan style=\"font-size:10.0pt\"\u003e\u003cspan style=\"line-height:107%\"\u003e\u003cspan style='font-family:\"Arial\",sans-serif'\u003eRevision History\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/b\u003e\u003cbr\u003e\u003cspan style=\"font-size:11pt\"\u003e\u003cspan style=\"line-height:107%\"\u003e\u003cspan style=\"font-family:Calibri,sans-serif\"\u003e\u003cspan style=\"font-size:10.0pt\"\u003e\u003cspan style=\"line-height:107%\"\u003e\u003cspan style='font-family:\"Arial\",sans-serif'\u003eSEMI MF928-0317 (Reapproved 0622)\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003cbr\u003e\u003cspan style=\"font-size:11pt\"\u003e\u003cspan style=\"line-height:107%\"\u003e\u003cspan style=\"font-family:Calibri,sans-serif\"\u003e\u003cspan style=\"font-size:10.0pt\"\u003e\u003cspan style=\"line-height:107%\"\u003e\u003cspan style='font-family:\"Arial\",sans-serif'\u003eSEMI MF928-0317 (technical revision)\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003cbr\u003e\u003cspan style=\"font-size:11pt\"\u003e\u003cspan style=\"line-height:107%\"\u003e\u003cspan style=\"font-family:Calibri,sans-serif\"\u003e\u003cspan style=\"font-size:10.0pt\"\u003e\u003cspan style=\"line-height:107%\"\u003e\u003cspan style='font-family:\"Arial\",sans-serif'\u003eSEMI MF928-1014 (technical revision)\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003cbr\u003e\u003cspan style=\"font-size:11pt\"\u003e\u003cspan style=\"line-height:107%\"\u003e\u003cspan style=\"font-family:Calibri,sans-serif\"\u003e\u003cspan style=\"font-size:10.0pt\"\u003e\u003cspan style=\"line-height:107%\"\u003e\u003cspan style='font-family:\"Arial\",sans-serif'\u003eSEMI MF928-0314 (technical revision)\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003cbr\u003e\u003cspan style=\"font-size:11pt\"\u003e\u003cspan style=\"line-height:107%\"\u003e\u003cspan style=\"font-family:Calibri,sans-serif\"\u003e\u003cspan style=\"font-size:10.0pt\"\u003e\u003cspan style=\"line-height:107%\"\u003e\u003cspan style='font-family:\"Arial\",sans-serif'\u003eSEMI MF928-0305 (Reapproved 0211)\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003cbr\u003e\u003cspan style=\"font-size:11pt\"\u003e\u003cspan style=\"line-height:107%\"\u003e\u003cspan style=\"font-family:Calibri,sans-serif\"\u003e\u003cspan style=\"font-size:10.0pt\"\u003e\u003cspan style=\"line-height:107%\"\u003e\u003cspan style='font-family:\"Arial\",sans-serif'\u003eSEMI MF928-0305 (technical revision)\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003cbr\u003e\u003cspan style=\"font-size:11pt\"\u003e\u003cspan style=\"line-height:107%\"\u003e\u003cspan style=\"font-family:Calibri,sans-serif\"\u003e\u003cspan style=\"font-size:10.0pt\"\u003e\u003cspan style=\"line-height:107%\"\u003e\u003cspan style='font-family:\"Arial\",sans-serif'\u003eSEMI MF928-02 (first SEMI publication)\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/span\u003e\u003c\/p\u003e","brand":"semi.org","offers":[{"title":"SEMI MF928-0317 (Reapproved 0622) - Current","offer_id":40234299228227,"sku":"15123","price":31900.0,"currency_code":"JPY","in_stock":true},{"title":"SEMI MF928-0317 - Superseded","offer_id":40234299293763,"sku":"4972","price":31900.0,"currency_code":"JPY","in_stock":true},{"title":"SEMI MF928-1014 - Superseded","offer_id":40234299392067,"sku":"10012","price":31900.0,"currency_code":"JPY","in_stock":true},{"title":"SEMI MF928-0314 - Superseded","offer_id":40234299424835,"sku":"10011","price":31900.0,"currency_code":"JPY","in_stock":true},{"title":"SEMI MF928-0305 (Reapproved 0211) - Superseded","offer_id":40234299457603,"sku":"10010","price":31900.0,"currency_code":"JPY","in_stock":true},{"title":"SEMI MF928-0305 - Superseded","offer_id":40234299490371,"sku":"10009","price":31900.0,"currency_code":"JPY","in_stock":true},{"title":"SEMI MF928-02 - Superseded","offer_id":40234299523139,"sku":"10008","price":31900.0,"currency_code":"JPY","in_stock":true}],"thumbnail_url":"\/\/cdn.shopify.com\/s\/files\/1\/0567\/3402\/3747\/files\/MFVolume_646734e1-955b-42f2-bec3-f02cffa74ebe.png?v=1776702509","url":"https:\/\/store-dev2.semi.org\/en-jp\/products\/mf092800-semi-mf928-test-method-for-edge-contour-of-circular-semiconductor-wafers-and-rigid-disk-substrates","provider":"SEMI Dev 2","version":"1.0","type":"link"}